We investigated the channel layer thickness dependence of the characteristics and stability in amorphous hafnium indium zinc-oxide (HIZO) thin film transistors (TFTs). HIZO TFTs were prepared with various channel thicknesses from 400 to 700
Introduction
Recently, amorphous oxide-based thin film transistors (oxide TFTs) have gained considerable attention for their application in active-matrix displays. Oxide TFTs exhibit superior electrical properties, such as field-effect mobility or off-current level, compared with conventional amorphous silicon TFTs. [1] [2] [3] The high electrical performance of oxide TFTs makes them one of the promising candidates for the backplane elements of ultrahigh-definition (UD) liquid crystal displays (LCDs) or active-matrix organic light emitting diode (AMOLED) displays. [4] [5] [6] [7] Another important feature of oxide TFTs is their channel layer made of an amorphous phase. 8, 9) Although they show high mobility, they do not require the cumbersome recrystallization process, which causes a severe nonuniformity issue. 10) Thus, oxide TFTs have potentially good uniformity, which is essential for large-area display production. However, in oxide TFTs, there is another issue that must be mitigated. Park et al. 11) and Barquinha et al. 12) reported that the channel thickness of oxide TFTs can be a very influential factor to electrical characteristics such as the threshold voltage (V TH ) of oxide TFTs, which means that the thickness variation may create non-uniformity in the electrical performance of oxide TFTs. Also, if there is a channel thickness dependence of electrical stability under the operating condition, nonuniformity issues, such as area-mura, might even be more severe. 13) In this paper, we investigate the effect of channel thickness on the electrical characteristic and stability of amorphous hafnium-indium-zinc oxide (HIZO) TFTs under a high temperature ($260 C) or electrical bias stress (V G ¼ À20 V).
Experimental Procedure
The amorphous HIZO TFTs with an etch stop layer were fabricated on glass substrates by a widely used hydrogenated amorphous silicon (a-Si:H) TFT-compatible process. Molybdenum was used as the gate material. The gate insulator was fabricated as SiO 2 employing plasma enhanced chemical vapor deposition (PECVD, 2000 # A). The amorphous HIZO layers with thicknesses of 400, 500, 600, and 700 # A were deposited by DC sputtering at room temperature. It was reported that adding the hafnium element can effectively control the carrier concentration and Hall mobility of the HIZO films. 14) Hafnium may be a good substitute for gallium because of its higher affinity to oxygen than gallium.
15) The ratio of HfO 2 /In 2 O 3 /ZnO is 0:1 : 1 : 1. The X-ray diffraction (XRD) spectra of HIZO with various thicknesses were investigated and revealed it to be an amorphous phase, which implies that the nonuniformity issue due to phase is negligible. The SiO 2 etch-stop layer was fabricated by PECVD. Molybdenum was used as the source and drain material. A PECVD SiO 2 layer was employed for passivation (2000 # A). Figure 1(a) shows the I-V characteristics of fabricated HIZO TFTs with active layer thicknesses of 400 and 700 # A (V DS ¼ 10 V). Overall field effect mobility is about 9-10 cm 2 ÁV À1 Ás À1 . It should be noted that the off-current level was almost unchanged along with the active layer thickness, suggesting that the active layer is fully depleted. 16) As shown in Fig. 1(a) , as the active layer thickness increases, V TH of the HIZO TFT decreases in the negative direction. Here, V TH is defined as the gate voltage when the drain current is at 10 À8 A. As the active layer thickness increases from 400 to 700 # A, the threshold voltage (V TH ) of the TFT decreases from 2.1 to À0:42 V. This phenomenon is reported in several works on IGZO TFTs or IZO TFTs and is quite interesting because a-Si:H TFT does not exhibit this tendency. 11, 12) V TH of TFTs can be expressed as on the basis of our experimental data, which shows a V TH shift of 2.5 V for a channel thickness difference of 300 # A (¼ 700 À 400 # A). This value well agrees with our experimental result because the carrier concentration obtained by Hall measurement was 1:6 Â 10 17 cm À3 . This phenomenon is generally disregarded in a-Si:H TFTs since the carrier concentration of a-Si:H channel layer is generally reported to be 2-3 orders lower than that of the oxide semiconductor layer, which makes the sensitivity on the channel thickness almost neglegable. 18) We can interpret the channel thickness dependence in oxide TFTs and a-Si:H TFTs by employing the conventional theory.
Results and Discussion

Effect of channel thickness on characteristics of oxide TFTs
3.2 Effect of channel thickness on temperature stability of oxide TFTs Figure 1(b) shows the temperature-dependent V TH of oxide TFTs with thin (40 nm) and thick (70 nm) channel layers. It clearly shows that TFT with a thicker active layer shows stronger temperature dependence. A mechanism of the temperature-dependent characteristic of oxide TFT has been proposed in an early work by Takechi et al. 19) The lower V TH observed with the increased temperature may be associated with the generation of point defects, such as oxygen vacancies, which induce free carriers. This analysis can be well applied to our experimental results shown in Fig. 1(a) , which shows a negative shift of V TH with increasing temperature. In the case of increasing the channel thickness, the total amount of defects or charges in the bulk should also be increased; a thicker channel layer contains more point defects, such as oxygen vacancies, that potentially act as carrier generation sources. Thus, as the measured temperature increases, the V TH shift is more severe in the oxide TFTs with a thick channel layer. This result implies that the nonuniformity issue might be even more severe in oxide TFTs as the temperature increases.
Effect of channel thickness on bias stability of oxide
TFTs In order to investigate the device stability under bias stress, we have applied negative gate bias stress since the TFTs undergo negative gate bias during most of the operation time of an AMLCD. We applied a gate bias of À20 V for 10,000 s in a dark state at room temperature. The source and drain contacts remained on the ground. We can observe that a V TH shift under bias stress shows a relationship with the active layer thickness, as seen in Fig. 2 . Interestingly, the TFTs with thicker channels exhibit less degradation than those with thinner channels. This tendency is quite different from the result in Fig. 1(b) , where TFTs with thicker channels seem to show more V TH shift under high temperature than those with thinner channels, owing to greater carrier generation. V TH degradation might conventionally be analyzed in terms of state creation or the charge injection theory, and it generally occurs in the front/back interface and/or channel bulk layer. While V TH is shifted under bias stress, other parameters such as S-slope and mobility do not show any degradation. This means that the V TH degradation is mainly caused by charge trapping rather than the creation of bulk trap states reported in other previous studies on oxide TFTs. 20, 21) Thus, bias stability analyses are more focused on charge trapping rather than carrier or state generation. We also checked out the XRD data of oxide layers with various thicknesses to confirm that the oxide layers are all amorphous and that there was no crystallization during growth. However, even though we exclude the creation of bulk state, the charge trapping mechanism near the dielectric/semiconductor interface is not sufficient to explain the V TH degradation with increasing channel thickness. Thus, the quality of the dielectric/semiconductor interface is not affected by channel thickness in the bottom gate structure. Active layer thickness 400 Å 700 Å Therefore, as the last factor affecting the degradation, we consider the back interface between semiconductor/ passivation layers. It is quite reasonable to consider that the effect of bias stress on the back interface is strongly related with channel thickness in the equation E ¼ V=d, where E is the gate electric field, and d and V are the channel thickness and bias, respectively. We carried out a device simulation using ATLAS (Silvaco) to investigate the electric field under the bias stress situation. Since the information on the sub-band gap of oxide TFTs is poorly estimated, we input several assumptions for the investigation of electric field. 22, 23) Our simulation model takes into consideration parameters, such as the affinity of 4.1 eV; the doping concentration of 4 Â 10 16 cm À3 ; acceptor-like and donor-like tail states of 4 Â 10 18 cm À3 ; and acceptor-like and donor-like Gaussian states of 5 Â 10 16 cm À3 . Figure 3 shows the electric field simulation profile under the bias stress (À20 V) situation along with the channel depth at the middle point between source and drain electrodes. Figures 3(a) and 3(b) clearly show that the electric field reaching the back interface decreases (31 ! 7 kV/cm) as the channel thickness increases (400 ! 700 # A), respectively.
Higher electric field results show that more electrons accumulated or were pushed near the back interface owing to bias stress. We consider the carrier trapping in the back interface between the semiconductor and the passivation layer or passivation layer, which leads to a change in the potential of the back interface. The lowered potential at the back interface causes V TH to shift negatively. Park et al. also found that V TH is shifted negatively as the electron concentration near the back interface increases, depleting the channel layer. 24) Although both explanations contain several assumptions, they are considered to be reasonable explanations of the degradation of oxide TFTs in terms of V TH .
Conclusion
We fabricated the HIZO TFTs with a bottom gate structure and investigated the stability of the TFTs. As the active layer thickness was increased, the V TH of the HIZO TFTs decreased mainly as a result of a high carrier concentration in the oxide channel layer. The temperature dependence was also influenced by channel thickness. Regarding the bias reliability (À20 V), the TFT with a thicker channel layer showed less V TH shift than the TFT with a thin channel layer. 
